

Notice of References Cited	Application/Control No. 09/773,623	Applicant(s)/Patent Under Reexamination KUZUMA ET AL.	
	Examiner Russell Frejd	Art Unit 2128	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-5,715,170	02-1998	Nakamori, Tutomu	703/19
	B	US-5,452,224	09-1995	Smith et al.	716/19
	C	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	LI et al., T. Layout Extraction and Verification Methodology: CMOS I/O Circuits, Proceedings of the 35th Annual Conference on Design Automation, May 1998, pages 291-6.
	V	
	W	
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.